open_project aes
set_top aes256_encrypt_ecb
add_files aes.cpp
add_files -tb "aes_tb.cpp input.data check.data"
open_solution solution1
set_part xc7z010clg400-1
create_clock -period 10 -name default
csim_design
csynth_design
cosim_design
exit
